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Abstract 
Non-planar structures have been identified as promising structure for next device generation in 
the nanoelectronic era. However, the continuous device dimension scaling into nano regime eventually 
requires more sophisticated model due to the limitation of the existing models. A model for non-planar 
MOSFET structure was elaborated in this paper, especially for device with pillar structure, using analytical 
approach. The concern of channel shape and structure were discussed as well. The result shows the shift 
in subthreshold characteristic in the channel with recessed channel model. The charge sharing is 
suspected as one of the key parameter in the shift of performance in the recessed region. 
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1. Introduction 
 The rapid development of MOSFET have shown a tremendous progress in downscaling 
the dimension and structure as well into nanoscale. The continuous scaling of the device 
dimension has now reached tens of nanometer size especially for the channel length of 
transistors. With the smaller device dimension, it is getting impossible to maintain the 
conventional bulk structure legacy, as shown by International Technology Roadmap for 
Semiconductor (ITRS) [1]. Several future devices with non-conventional structure have been 
proposed to overcome the conventional MOSFET structure limitations, as example in [2]-[8]. 
The non-planar MOSFET is expected to expand the Moore’s law. Several structures could shift 
the downsizing off the lithography and obtain self-aligned multi gate which is hard to produce 
with conventional one.  
On the other hand, several fabrication methods produces various channel shapes, 
Some methods result in straight channel between source and drain, while some others create 
such a bending channel, a combination of vertical and recessed horizontal direction of current. 
For example, several geometries may be found in non-planar double gate MOSFET. Figure 1(a) 
reveals the recessed channel with L-shaped geometry due to the presence of corner that diverts 
the direction of current from drain to source. The second geometry, shown in Figure 1(b), offers 
the possibility of direct flux. This body-tied geometry have its channel connected to the substrate 
potential. The floating body channel (Figure 1(c)) reveals simple double gate structure but with 
its channel potential isolated electrically from the substrate.  
Several models that simulate the physics of the vertical devices have been published 
recently. However, many authors focused on the ideal non-doped double-gate/surround gate 
MOSFET structure [9]-[11]. Others modeled the highly doped MOSFET with the help of regional 
model [12],[13] or depletion charge [14] as well as with conformal mapping [15]. However, the 
analytical model for non-ideal junction structure, as well as recessed channel, has not been well 
articulated in previous publications. In the conventional MOSFET, the recessed gate is known 
for its ability to prevent short channel effect, but in the vertical geometry, the recessed channel 
is somewhat different with that of conventional. The simulation of recessed gate in vertical 
MOSFET geometry has been presented in [16], but it is mainly concentrated for vertical 
surround gate, and no analytical model was offered.  
 
                   ISSN: 1693-6930 
TELKOMNIKA  Vol. 12, No. 4, December 2014:  779 – 786 
780
 
Figure 1. The variation of channel geometry in non-planar DG MOSFET: (a) recessed, L-shape 
channel, (b) body-tied channel, and (c) floating-body channel 
 
 
Therefore, in order to explain the behaviour of channel with different shape and 
potential profile, it is important to derive the appropriate model. In addition, the continuous 
scaling of device requires applicable model in nanoscale. This paper elaborates the analytical 
model of non-planar MOSFET which employ the recessed channel geometry in the bottom part. 
The corner effect is elaborated extensively, with the help of approach that has been provided for 
conventional model [17]. In addition, the preceeding reports on this model have also been 
reported in [18]. This extended report provides more evaluation on the short channel effects 
which are crucial in the nano regime. 
  
 
2. Analytical Model 
The structure of recessed channel in non-planar MOSFET can be seen in Figure 2. This 
typical structure is an ideal form of the fabricated devices. The straight channel potential model 
is derived from Poisson equation using generic approach as noted in several references, e.g. 
[10],[19]-[22]: 
 
ௗమటሺ௫,௬ሻ
ௗ௫మ ൅
ௗమటሺ௫,௬ሻ
ௗ௬మ ൌ
௤ேಲ
ఢೄ೔  (1) 
 
Moreover, the presence of corner region in the bottom is arguably difficult to solve using 
two-dimensional Poisson equation in Cartesian system. Therefore, we divide the channel into 
two regions: first is the straight and latter is the corner region. We simplify the corner region as a 
quarter circle, an approach adopted from Zhang et al [17] for grooved gate in conventional 
MOSFET. However, Zhang’s model used trapezium-shape approach, while our model employs 
quarter-circle approach which is more realistic. 
The uniformed depletion width ݔௗ is calculated using the following formula: 
 
ݔௗ ൌ ஽ಲ௅   (2) 
 
ܦ஺ is the total depletion region area as in [23], as simplification of depletion width 
towards all area mainly due to the gate influence.   
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Figure 2. The structure of recessed channel in vertical geometry (a), and its approach using 
two-region solution (b) 
 
 
The potential of channel for each region is following the two dimensional second-order 
parabolic approach of graded channel approximation (GCA) that originally proposed by Young 
[24]. However, for corner area, the parabolic approximation is adopted to the cylindrical 
coordinate system as was used in [17]. The potential for both cartesian and polar coordinate 
systems are: 
 
ψୱ୲ሺݔ, ݕሻ ൌ ߶௦ሺݔሻ ൅	ܥଵଵሺݔሻݕ ൅ ܥଵଶሺݔሻݕଶ (3) 
 
ψୡ୰ሺݎ, ߠሻ ൌ ܥଶ଴ሺߠሻ ൅	ܥଶଵݎ ൅ ܥଶଶݎଶ   (4) 
 
The notation “st” stands for “straight”, to differentiate with “cr” for “corner”.  In solving the 
differential Poisson equation using general parabolic approach, several boundary conditions are 
set, which are applied to both regions (for polar coordinate, x and y should be replaced with ߠ 
and r, respectively): 
The electric field in the silicon-oxide interface is according to Gauss’ law [23]: 
 
െడటೞడ௬ ቚ௬ୀ଴ ൌ
஼೚ೣ
ఢೄ೔ ሺ ௚ܸ௡ െ ߶௦ሺݔሻሻ  (5) 
 
(i) The potential at depletion layer is equal to the substrate potential, for body-tied channel to 
the Vsub : 
 
߰௦ሺݔ, ݔௗሻ ൌ ௦ܸ௨௕       (6) 
 
(ii) The electric field in the depletion layer is: 
 
డట
డ௬ቚ௬ୀ௫೏ ൌ 	0   (7) 
 
All parameters are put and later the potential equation is rewritten as: 
 
߰௦௧ሺݔ, ݕሻ ൌ ௏ೞೠ್௬
మ
௫೏మ െ
௏೒భ௬ఢ೚ೣ
௧೚ೣఢೞ೔ ൅
௏೒భ௬మఢ೚ೣ
௧೚ೣ௫೏ఢೞ೔ ൅ ቀ1 െ
௬మ
௫೏మ ൅
௬ఢ೚ೣ
௧೚ೣఢೞ೔ െ
௬మఢ೚ೣ
௧೚ೣ௫೏ఢೞ೔ቁ ߶௦ଵሺݔሻ (8) 
 
Similarly for the corner area, with inner radius ݎ଴ ൌ ܮ௟௔௧௘௥௔௟ െ ݐ௢௫,  depletion depth ݎௗ ൌ ݎ଴ ൅	ݐ௢௫ ൅ ݔௗ	and capacitance of cylindrical tube ܥ௢௫ ൌ ߳௢௫/ሺ	ݎ଴ lnሾ1 ൅ ݐ௢௫ ݎ଴⁄ ሿሻ as derived in 
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[25],  by borrowing quarter circle approach of grooved channel, solving all boundary conditions 
for corner area’s potential result in [17]: 
 
ψୡ୰ሺݎ, ߠሻ ൌ Vୱ୳ୠ െ ܯ ቀ௥
మିଶ௥ሺ௥బା௧೚ೣା௫೏ሻାሺ௥బା௧೚ೣା௫೏ሻమ
ଶ௥బ௫೏ ቁ ∗ ቀ ௚ܸଵ െ ߮௦ଶሺߠሻቁ  (9) 
 
where: 
 
ܯ ൌ ఢ೚ೣఢೞ೔ 	ሺ1/Lnሾ1 ൅ ݐ௢௫ ݎ଴⁄ ሿሻ  (10) 
 
Eq. 9 shows that the potential equation throughout the corner are dependent of ݎ଴, 
which represent the length of recessive part of the channel. By substituting potential equation 
߰௦௧ሺݔ, ݕሻ of Eq. 8 back into Poisson’s equation, a differential equation of potential in straight 
channel is obtained: 
 
௤ேಲ
ఢೞ೔ ൌ
ଶ௏ೞೠ್
௫೏మ ൅
ଶ௏೒భఢ೚ೣ
௧೚ೣ௫೏ఢೞ೔ െ
ଶሺ௫೏ఢ೚ೣା௧೚ೣఢೞ೔ሻ
௧೚ೣ௫೏మఢೞ೔ ߶௦ଵሺݔሻ ൅
ሺ௫೏ି௬ሻሺ௫೏௬ఢ೚ೣା௧೚ೣሺ௫೏ା௬ሻఢೞ೔ሻ
௧೚ೣ௫೏మఢೞ೔ ߶௦ଵ
′′ ሺݔሻ (11) 
 
Similarly for corner area, the surface potential ߮௦ଶሺߠሻ	of Eq. 9 is substituted into 
Poisson’s equation for polar coordinate [17]: 
 
ௗమψ
ௗ௥మ ൅
ଵ
௥
ௗట
ௗ௥ ൅
ଵ
௥మ 	
ௗమψ
ௗఏమ ൌ
௤ேಲ
ఢೄ೔   (12) 
 
which result in [17] 
 
௏೒భିఝೞమሺఏሻ
ఒమ	మ ൅ ߮௦ଶ
′′ሺߠሻ ൌ ௤ேಲఢೞ೔
ሺ௥బା௧೚ೣሻ௫೏
ఒమమெሺ௥బା௧೚ೣି௫೏ሻ   (13) 
 
It is noteworthy that Poisson equation of both regions as expressed in Eqs. 10 and 12 
can be rearranged in the generic second-order differential equation formula [26] which has the 
common form of: 
 
߶௦ଵ′′ ሺݔሻ െ థೞభሺ௫ሻλభమ ൌ ߚଵ, for	straight	  (14) 
 
߮௦ଶ ′′ሺߠሻ െ ఝೞమሺఏሻఒమ	మ ൌ ߚଶ, for	corner  (15) 
 
The respective boundary conditions for both regions can be defined as: 
 
(i) ψୱ୲ሺ0,0ሻ ൌ ߶௦ଵሺ0ሻ ൌ ௕ܸ௜ ൅ ௗܸ௦ 
 
(ii) ψୱ୲ሺܮ௫, 0ሻ ൌ ߶௦ଵሺܮ௫ሻ ൌ ௣ܸ ൌ ߮௦ଶሺ0ሻ 
 
(iii) ߮௦ଶ ቀగଶቁ ൌ ௕ܸ௜ ൅ ௦ܸ௨௕ 
 
(iv) డథೞభడ௫ ቚ௫ୀ௅ೣ ൌ 	
డఝೞమ
௥డఏ ቚఏୀ଴  (16) 
 
Threshold voltage VT is determined when the value of minimum surface potential is 
twice the Fermi potential ߮௦,௠௜௡ ൌ 2߶ி. Thus, the location of the minimum potential along the 
surface in the channel obeys the expression: 
 
డథೞ
డ௫ ቚ௫ୀ௫೘೔೙ ൌ 0  (17) 
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By solving the boundary conditions and calculating the location of minimum potential in 
each regions, the threshold voltage can be determined from the minima of both regions. 
 
 
3. Results and Analysis 
The structure of straight channel with no corner effect was simulated as well as the 
recessed structure. The surface potential of recessed and non-recessed channel are shown in 
Figure 3 as a function of channel length for a fixed recessed length, Lrec=10 nm. For the body-
tied structure, the body of channel outside the depletion region is assumed to have the potential 
of substrate, ௦ܸ௨௕. Meanwhile, Figure 4 shows the surface potential with the recessed channel is 
limited to around 15% of the total channel length L. It is notable that the minimum surface 
potential is located in the straight region for Lrec < 40% L. 
 
 
 
Figure 3. The surface potential for recessed and non-recessed channel. the length recessed 
part are  constant (10 nm), Vds =0.1 V. tox = 3 nm, Vgs=0.1V 
 
 
 
Figure 4. The surface potential as a function of normalized channel length, with the recessed 
region length are 15% of L. Vds =0.1 V. tox = 3 nm, Vgs=0.1V 
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Figure 5 reveals the extracted threshold voltage for both structures with Lrec = 15% L, 
Vds=0.1 V, NA= 1018 cm-3, tox=2 nm. The threshold voltage shows the tendency of decreasing in 
shorter channel, as is expected due to short channel effect. In addition, the straight channel 
obtains lower VT than the recessed channel. In any application with the usage of low VDD which 
is commonly found in low-power nano IC, lower threshold voltage is required for a better 
switching operation, which can maintain the lower drain voltage as well. Furthermore, lower VT 
may produce higher current drive for operations with high power.   
Physically, the curved channel structure lacked the gate control in the corner region. 
The similar phenomenon is also found in grooved channel in planar MOSFET, as in [27],[28]. 
The lack of gate control produces decreased potential in the corner area compared to the 
straight channel. It also prevents the quick conversion into inversion in the channel beneath the 
oxide layer, with the charge slowly respond to the gate voltage. As a result, higher threshold 
voltage is needed in the recessed channel.  
 
 
Figure 5. The threshold voltage due to short channel effect 
 
 
 
 
Figure 6. The drain-induced barrier lowering for recessed and non-recessed channel, at Vds=0.1 
and 1.0 V 
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In the presence of higher drain voltage, the control of charge inversion is affected. The 
value of DIBL is shown at Figure 6, calculated for at Vds=0.1 and 1.0 V.  The curved channel 
suffers from higher DIBL in short channel compared to the straight one. The curved channel has 
a higher potential barrier at the drain end, but the increase of drain potential suppresses this 
barrier height more than in the straight counterpart. With the benefit of lower DIBL at short 
channel, and more acceptable threshold value in nanoscale device operation, the option of 
straight channel is more preferable than that suppressed channel counterpart. Therefore, the 
ORI-based vertical MOSFET offers advantages in the short channel regime. 
 
 
4. Conclusion 
The non-planar MOSFET structure with recessed channel has been modeled 
analytically using parabolic approach. Two distict region representing different channel shape 
were applied for the ease of model. The simulation based on the developed model shows the 
shift of threshold voltage due to the presence of the recessed part in the corner. In addition, the 
DIBL reveals the tendency of increasing in the lower channel length, as a manifestation of the 
short channel effect. While the straight channel offers lower threshold voltage, the higher DIBL 
is found for recessed channel. The result reveals the implication of the usage of pillar for non-
planar structure, which requires more careful design in the future for threshold-sensitive 
application . 
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